Emulating the Aging of NAND Flash Memories as a Time-Variant Communications Channel

Antonios Prodromakis, George Sklias and Theodore Antonakopoulos University of Patras Department of Electrical and Computer Engineering Patras 26504, Greece e-mails: *aprodromakis@upatras.gr*, *ece6847@upnet.gr* and *antonako@upatras.gr*

Abstract—The behavior of NAND Flash, the most successful non-volatile memory technology today, deteriorates as the number of write accesses increases. This process, known as aging, is not only irreversible but also critical for the design of systems that use NAND Flash (ie. Solid-State Drives), since it affects the system's IO performance and the required overhead for achieving a specific level of reliability. Experimental characterization of NAND Flash-based systems during their whole lifetime is a timeconsuming and non-repetitive process, since further programming cycles increase aging, and the systems' behavior changes. In this work, we present the architecture and experimental results of a system that can be used to emulate in real-time and with high precision the behavior of NAND Flash memories under user-defined aging conditions. The system can be adjusted to the specific characteristics of any NAND technology and supports multi-level cells. The main advantages of this approach are the following: the emulated technology can be used under the same aging conditions for repetitive experiments and the same system can be used to compare different memory technologies at the system level and under different aging conditions using the same hardware setup.

I. INTRODUCTION

NAND Flash based Solid-State Drives (SSDs) have emerged in recent years as the most attractive technology for commercial and enterprize data storage systems [1], [2]. During the past decade, the capacity of NAND Flash memories has been increased rapidly as the result of continues scaling and due to advances in multi-level cell (MLC) technology. The rapid growth of NAND Flash storage capacity has affected their performance, data retention and reliability, and paved the way for new research challenges in this field. Nevertheless, the increase of storage density resulted to the deterioration of NAND Flash performance characteristics, such as endurance and raw BER. Although algorithms and techniques have been used to deal with the effects of aging on NAND Flash memories, the use of such algorithms increases the system's complexity and the required development time. Until now, experiments have been performed using real chips, requiring tens of thousands of program/erase (P/E) cycles. Furthermore, as the process of aging of a storage system is irreversible, successive tests of these algorithms cannot be performed at the same aging state.

The purpose of this work is to design a realistic, realtime emulation system which will demonstrate accurately the response time and the raw bit error characteristics of a MLC NAND Flash IC. The proposed design must be capable of emulating any user-specified stage of the aging process, thus eliminating the need of cycling on a real chip. Furthermore, it must also provide the capability to conduct different experiments at the same aging state of the memory, which is impossible when real chips are used. Emulations can be performed at a cell, chip (NAND Flash) or system (SSD) basis, supporting a variety of I/O interfaces (i.e. ONFI [3], toggle and high-speed serial interfaces). The experimental results of this work show that the threshold voltage distributions of a 2-bit/cell NAND Flash can be emulated with an accuracy of few mV and an output rate of 50 MBps.

Section II describes the model used for 2-bits/cell NAND Flash voltage distributions as a function of the aging process. In Section III we discuss the architecture of the proposed emulation platform. The performance analysis and the experimental results of this work are presented in Section IV.

II. MODELING THE NAND FLASH VOLTAGE DISTRIBUTIONS

A. Multilevel Cell Technology

The necessity of producing NAND Flash memories with high storage density, and consequently reduced cost per bit, has led vendors to the mass-development of MLC NAND flash. MLC technology is achieved by accurately programming each cell of the memory into multiple voltage levels. More specifically, in a *n*-bits/cell NAND Flash, each cell can be programmed into 2^n different voltage levels. Each level corresponds to a symbol represented as a *n*-bits binary vector. The mapping of these symbols can be specified using different schemes, like Gray and direct mapping.

As the number of states increases, the margin separating adjacent states becomes smaller, and the MLC NAND Flash becomes more prone to bit errors than its single-level cell counterpart. It has been shown in various works that the probability density function of the stored symbols can be modeled as a set of Gaussian distributions [4], [5]. The likelihood function of a given input symbol i is given by the Gaussian probability density function

$$P(v|s=i) = \frac{1}{\sqrt{2\sigma^2 \pi}} e^{-(v-\mu)^2/2\sigma^2}$$
(1)



Fig. 1. Voltage distributions on a 2-bits/cell NAND flash.

where s represents the input symbol and v is its voltage, while μ and σ are the mean and standard deviation of the Gaussian distribution, respectively.

B. Aging Effect on NAND Flash Reliability

Continuous storage of new data to a SSD has a great impact on its performance (read and write times) [6], data retention and reliability (raw bit error ratio) [7]. In this work, we focus on the reliability issues introduced by the aging process of the NAND Flash. Regardless of the technology used (SLC - MLC), cycling a NAND Flash results in increased voltage distributions on its cells. In fact, cycling alters the parameters μ and σ of the Gaussian probability density function. More specifically, mean voltages are usually shifted to higher values and voltage distributions become wider, therefore resulting to increased probability of detection of erroneous symbols [4]. As a result, hard data detectors, such as threshold comparators, may misinterpret the actual programmed symbol with another one, therefore leading to a higher raw bit error ratio (BER).

In this paper, the results of [2] are used as a benchmark. Table I presents the mean voltages and the relationship between the standard deviation of each symbol of a 2-bits/cell NAND Flash memory. Fig. 1 illustrates the normalized voltage distributions at the begining of the lifetiem of the cell and after performing a significant number of P/E cycles, respectively.

 TABLE I

 MEAN VOLTAGES AND STANDARD DEVIATION OF NORMALIZED VOLTAGE

 DISTRIBUTIONS OF 2-BITS/CELL NAND FLASH.

State	E	P1	P2	P3
Direct Mapping	11	10	01	00
Gray Mapping	11	10	00	01
Mean (V)	0.0	0.40	0.55	0.82
Standard Deviation (V)	4σ	σ	σ	2σ

C. Motivation - NAND Flash Emulator

The reliability issues of SSDs with high storage density have raised the interest of numerous research works. The use of algorithms and techniques to extend SSDs lifetime has become mandatory. A range of methods, such as wear-leveling, garbage collection and error correction codes specially designed for MLC NAND Flash [8], [9], [10] and [11], have become mainstream, while others, such as dynamic adaptation of read reference thresholds are at an experimental stage.

Performing experiments in various aging states of a NAND Flash memory is necessary, so that the above-mentioned algorithms can be developed. However, the aging process is not only a time-consuming, but also an irreversible process. The time-consuming issue arises from the fact that the process of aging a NAND Flash may require tens of thousands P/E cycles to be performed for each experiment. The irreversible nature derives from the fact that the aging characteristics of a NAND Flash are proportionally dependant on the number of the performed P/E cycles, thus making it impossible to conduct different experiments at the same state of the memory. Hence, an evaluation platform capable of accurately emulating NAND Flash bit error characteristics at a user-specified aging state is essential for the development of the aforementioned techniques. In this paper we focus on a 2-bits/cell NAND Flash emulator. However, our intentions was to develop a NAND Flash emulator with the following characteristics:

- Given the desired aging state of the NAND Flash memory, bit error characteristics of different NAND Flash technologies must be emulated with high accuracy and throughput up to 400 MBps.
- Experiments using the platform can be conducted on a single-cell, at the chip level or system basis.
- The compatibility between the platform and existing NAND Flash controllers must be assured, by supporting I/O Interfaces such as ONFI, Toggle and HSS.

III. NAND FLASH EMULATOR ARCHITECTURE

As mentioned in the previous Section, each cell of a NAND Flash can be modeled as an Additive White Gaussian Noise (AWGN) channel which is affected by data dependent noise. The implementation of a AWGN source can be based on the Box-Muller method [12]. According to this method, if a and φ are independent random variables from the same regular density function on the intervals (0, 1) and $(0, 2\pi)$ respectively, and

$$X_1 = \sqrt{-2 \cdot \ln\left(a\right)} \cdot \cos\left(\varphi\right) \tag{2a}$$

$$X_2 = \sqrt{-2 \cdot \ln\left(a\right)} \cdot \sin\left(\varphi\right) \tag{2b}$$

then (X_1, X_2) is a pair of independent random variables from the same normal distribution with unit variance, and zero mean $(X_1, X_2 \sim \mathcal{N}(0, 1))$. Finally, if we consider U_s as the initial mean voltage of input symbol s, and V_s as the output voltage that is actually read by a cell, then

$$V_s = (X_1 \cdot \sigma_s) + (\mu_s + U_s), \tag{3}$$



Fig. 2. Cell Architecture.

where parameters μ_s and σ_s depend on the aging state of the cell and the input symbol s, while $V_s \sim \mathcal{N}(\mu_s + U_s, \sigma_s^2)$.

A. Cell Architecture

The architecture of the proposed emulator is based on the implementation of multiple cells that follow the architecture presented in this section. The inputs of each cell are the parameters μ_s , σ_s and the symbol *s*, while the output is the emulated read voltage V_s from equation (3). As Fig. 2 illustrates, the cell architecture is based on two parallel processes, the former implementing the Box-Muller method of eq. (2), and the latter calculates the output V_s of eq. (3). Since the aim of the designed platform is to emulate NAND Flash bit error characteristics with optimal accuracy and speed, it is of significant importance to efficiently define which arithmetic operations shall be performed using floating point or fixed point representations [13], according to the architecture of Fig. 3.

The *Box-Muller Module* uses two type-2 Linear Feedback Shift Registers (LFSR) with parallel outputs to produce the random variables a, φ using 1Q31 fixed point arithmetic. Adders, multipliers and arithmetic operations such as square roots, logarithms and data type conversions are performed using floating point cores with single precision. Trigonometric functions are performed using the cordic technique in fixed point representation as their dynamic range is bounded on the interval [-1, 1]. All other operations are performed by bit shifting and sign inversions.

The Cell Logic Module takes as input the output X_1 of the Box-Muller Module, the parameters μ_s and σ_s , which are defined by the aging state of the cell, and the input symbol s. The 2-bits symbols are translated to their equivalent voltage U_s using the direct mapping analyzed in Table I. The additions and multiplications within this module are performed using single-precision floating point representation.



Fig. 3. Architecture of the NAND Flash emulator.

IV. EXPERIMENTAL RESULTS

The *Box-Muller Module* is implemented as a free-running process, producing a new registered X_1 value per clock cycle. Consequently, it has no impact on the total latency of the system, which is affected only by the operations performed within the cell logic. The *Cell Logic Module* provides an output/clock cycle and its total latency is 24 clock cycles. The design has been implemented on a Xilinx ZC702 evaluation board (Zynq). The clock frequency of the developed design is 200 MHz and the throughput is 400 Msymbols/second (50 MBps). Table II shows the used and available resources, as well as the utilization factor of the device.

TABLE II Resource Utilization

		-	-
	Used	Available	Utilization
Slice Registers	7.412		6%
Slice LUTs	6.474		12%
Occupied Slices	2.121		15%
RAMB36E1	0		0%
BUFG	2		6%
DSP48E1	12		5%

For the evaluation of the cell architecture, the following steps were performed. Initially, a Matlab model has been developed for generation of the theoretical threshold voltage distributions, which are used as reference for our analysis. As the next step, the NAND Flash emulator has been embedded as a hardware peripheral to the Zynq device. The communication between Zynq and the host PC has been implemented over TCP/IP, so that comparisons between experimental and theoretical data can be performed in the Matlab environment.

1) Voltage Distributions: In Fig. 4 the theoretical and the experimental voltage distributions of two different aging states are illustrated. In the first aging state, denoted as initial state, AWGN has zero mean and 0.05V standard deviation. In the second aging state, denoted as aged state, the standard deviation has been increased to 0.2V, while the AWGN mean voltages are $\mu_{s11} = 0.2V$, $\mu_{s10} = 0.1V$, $\mu_{s00} = 0.1V$ and $\mu_{s01} = 0.2V$ for the respective symbols. The experiment has been conducted for four random sets of 1 Msymbols/set.



Fig. 4. Theoretical and experimental voltage distributions at different aging states of a cell.



Fig. 5. Difference between experimental and theoretical voltage distributions.



Fig. 6. BER as a function of the aging process.

2) AWGN Analysis: For the quantification of the difference between the theoretical and the experimental results, the root mean squared error (RMSE) is used:

$$RMSE = \sqrt{\frac{1}{n} \sum_{i=1}^{n} (\hat{Y}_i - Y_i)^2}.$$
 (4)

where \hat{Y}_i denotes the theoretical voltages, Y_i the experimental ones and n the number of samples. Fig. 5 presents the mean squared error and the squared difference of each sample at the initial state of the cell.

3) BER measurements: Fig. 6 demonstrates the deviation of BER as a function of the aging process, when blocks of 256 ksymbols are used. The threshold detectors have been kept at the optimum threshold values. The described procedure has been repeated for 1K test cycles, ranging the standard deviation (σ) of the noise from 0V to 0.16V, with steps of 1mV, while the mean voltage (μ) has been kept to zero.

V. CONCLUSIONS

In this work, we presented the basic components of a platform that can emulate the raw bit error characteristics of a 2-bits/cell NAND Flash memory as aging progresses. The experimental results show that the developed platform can emulate the variation of the threshold voltage distributions with high accuracy. The performance studies indicate that the NAND Flash emulator has a great potential in reducing the duration of experiments related with SSD performance.

REFERENCES

- J. Brewer and M. Gill, Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices. Wiley. com, 2011, vol. 8.
- [2] G. Atwood, A. Fazio, D. Mills, and B. Reaves, "Intel strataflash memory technology overview," *Intel Technology Journal*, 1997.
- [3] "Open nand flash interface specification, revision 2.0," ONFI Workgroup, 2008.
- [4] Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, "Threshold voltage distribution in mlc nand flash memory: Characterization, analysis, and modeling," in *Design, Automation Test in Europe Conference Exhibition* (DATE), 2013, 2013, pp. 1285–1290.
- [5] D. hwan Lee and W. Sung, "Estimation of nand flash memory threshold voltage distribution for optimum soft-decision error correction," *Signal Processing, IEEE Transactions on*, vol. 61, no. 2, pp. 440–449, 2013.
- [6] M. Varsamou and T. Antonakopoulos, "Variability of nvm response time and its effect on the performance of consumer ssds," in *Conference on Consumer Electronics*, 2013 3rd IEEE International, 2013, pp. 226–230.
- [7] N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. Nevill, "Bit error rate in nand flash memories," in *Reliability Physics Symposium*, 2008. *IRPS 2008. IEEE International*, 2008, pp. 9–19.
- [8] R. Micheloni, A. Marelli, and R. Ravasio, Error Correction Codes for Non-Volatile Memories. Springer, 2008.
- [9] F. Sun, K. Rose, and T. Zhang, "On the use of strong bch codes for improving multilevel nand flash memory storage capacity," in *IEEE Workshop on Signal Processing Systems (SiPS): Design and Implementation*, 2006.
- [10] B. Chen, X. Zhang, and Z. Wang, "Error correction for multi-level nand flash memory using reed-solomon codes," in *Signal Processing Systems*, 2008. SiPS 2008. IEEE Workshop on, 2008, pp. 94–99.
- [11] Z. Wang, M. Karpovsky, and A. Joshi, "Reliable mlc nand flash memories based on nonlinear t-error-correcting codes," in *Dependable Systems and Networks (DSN), 2010 IEEE/IFIP International Conference* on, 2010, pp. 41–50.
- [12] G. E. P. Box and M. E. Muller, "A note on the generation of random normal deviates," Ann. Math. Statist., vol. 29, no. 2, pp. 610–611, 1958.
- [13] "IEEE standard for floating-point arithmetic," *IEEE Std* 754-2008, pp. 1–70, 2008.